ON SEMICONDUCTOR  

MC100LVEP34 Series 2.8 GHz 3.8 V ECL ÷2, ÷4, ÷8 Clock Generation Chip - TSSOP-16

Mfr Part#: MC100LVEP34DTG
Mounting Method:  Surface Mount
Package Style:  TSSOP-16
Packaging:  TUBE
Std Packaging Qty:  96

 
 

Share


Prices

$9.72 USD (each)
2 - 39 $9.72
40+ $9.26 (Save 5%)

Availability

Qty in Stock : 95
Factory Stock : 0
Factory Lead-Time: 14 Weeks
Min. Order Qty: 2
Multiple of: 1
Add to Cart
 

Overview

Product Highlight

  • Input Voltage-Max: 2420 mV
  • Temperature Range: -40 to +85 °C
  • Supply Voltage-Nom: 2.375 to 3.8 V
  • Frequency-Max: 2.8 GHz

The MC100LVEP34 is a low skew ÷2, ÷4, ÷8 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The VBB pin, an internally generated voltage supply, is available to this device only. For single- ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA.

When not used, VBB should be left open. The common enable (EN) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock; therefore, all associated specification limits are referenced to the negative edge of the clock input.

Upon start-up, the internal flip-flops will attain a random state; the master reset (MR) input allows for the synchronization of the internal dividers, as well as multiple LVEP34s in a system. Single-ended CLK input operation is limited to a VCC ≥ 3.0 V in PECL mode, or VEE ≤ -3.0 V in NECL mode.

Key Features:

  • 35 ps Output-to-Output Skew
  • Synchronous Enable/Disable
  • Master Reset for Synchronization
  • The 100 Series Contains Temperature Compensation.
  • PECL Mode Operating Range: VCC = 2.375 V to 3.8 V with VEE = 0 V
  • NECL Mode Operating Range: VCC = 0 V with VEE = -2.375 V to -3.8 V
  • Open Input Default State
  • LVDS Input Compatible
  • Pb-Free Packages are Available

Learn more about the MC100LVEP34 family of Timing Solutions

Accessories (0)

* There is currently no detailed product information available.
For more information, please call 1-800-675-1619

Product Reviews (0)

Stay in touch with the latest news...