text.skipToContent text.skipToNavigation

Référence fabricant


AS7C1026B Series 1 Mbit (64 K x 16) 5 V 12 ns CMOS Static RAM - SOJ-44

Nom du fabricant: Alliance Memory
Emballage standard:
Product Variant Information section
Code de date: 1913
Product Specification Section
Caractéristiques techniques
Attributes Table
Memory Density: 1Mb
Memory Organization: 64 K x 16
Supply Voltage-Nom: 4.5V to 5.5V
Access Time-Max: 12ns
Temperature Grade: Commercial
Style d'emballage :  SOJ-44
Méthode de montage : Surface Mount
Fonctionnalités et applications
The AS7C1026B is a high-performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) device organized as 65,536 words × 16 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired. Equal address access and cycle times (tAA, tRC, tWC) of 10/12/15/20 ns with output enable access times (tOE) of 5, 6, 7, 8 ns are ideal for high-performance applications.

When CE is high, the device enters standby mode. If inputs are still toggling, the device will consume ISB power. If the bus is static, then full standby power is reached (ISB1). For example, the AS7C1026B is guaranteed not to exceed 55 mW under nominal full standby conditions. A write cycle is accomplished by asserting write enable (WE) and chip enable (CE). Data on the input pins I/O0 through I/O15 is written on the rising edge of WE (write cycle 1) or CE (write cycle 2).

To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE). A read cycle is accomplished by asserting output enable (OE) and chip enable (CE) with write enable (WE) high. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive or write enable is active, output drivers stay in high-impedance mode.

The device provides multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written and read. LB controls the lower bits, I/O0 through I/O7, and UB controls the higher bits, I/O8 through I/O15. All chip inputs and outputs are TTL-compatible, and operation is from a single 5 V supply. The device is packaged in common industry standard packages.

A 1MB 5.0V Fast Asynchronous Alliance product that has a 64K x16 configuration, with commercial temperature range (0˚C to 70˚C), and a 44-pin SOJ package. The part supports 12 nanoseconds speeds and is RoHS compliant.
Pricing Section
Commande minimale :
Multiples de :
Sur commande :Order inventroy details
1 808
Stock d'usine :Stock d'usine :
Délai d'usine :
2,76 $
Prix Internet
Product Variant Information section