text.skipToContent text.skipToNavigation

Référence fabricant

M74VHC1GT125DT1G

74VHC Series SMT Single Non-Inverting Buffer / CMOS Logic Level Shifter TSOP-5

Nom du fabricant: ON Semiconductor
Emballage standard:
Product Variant Information section
Code de date: 2015
Product Specification Section
Caractéristiques techniques
Attributes Table
Logic Circuit: Buffer
Family: A/VHC/T/U
No of Functions / Channels: 1
Supply Voltage-Nom: 3V to 5.5V
Style d'emballage :  SC-74A (TSOP-5, SOT-25)
Méthode de montage : Surface Mount
Fonctionnalités et applications

The MC74VHC1GT125 is a single gate noninverting buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. The MC74VHC1GT125 requires the 3-state control input (OE(bar)) to be set High to place the output into the high impedance state.

The device input is compatible with TTL-type input thresholds and the output has a full 5V CMOS level output swing. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic-level translator from 3.0V CMOS logic to 5.0V CMOS Logic or from 1.8V CMOS logic to 3.0V CMOS Logic while operating at the high-voltage power supply.

The MC74VHC1GT125 input structure provides protection when voltages up to 7V are applied, regardless of the supply voltage. This allows the MC74VHC1GT125 to be used to interface 5V circuits to 3V circuits. The output structures also provide protection when VCC = 0V. These input and output structures help prevent device destruction caused by supply voltage - input/output voltage mismatch, battery backup, hot insertion, etc.

Features:

  • High Speed: tPD = 3.5 ns (Typ) at VCC = 5 V
  • Low Power Dissipation: ICC = 1 µA (Max) at TA = 25°C
  • TTL−Compatible Inputs: VIL = 0.8 V; VIH = 2 V
  • CMOS−Compatible Outputs: VOH > 0.8 VCC; VOL < 0.1 VCC @Load
  • Power Down Protection Provided on Inputs and Outputs
  • Balanced Propagation Delays
  • Pin and Function Compatible with Other Standard Logic Families
  • Chip Complexity: FETs = 62; Equivalent Gates = 16
  • Pb−Free Packages are Available
Pricing Section
Stock:
Prix Internet:
USD Chaque
Total 
USD

$7.00 les frais d’enroulage sont amortis par le nombre de composants pour chaque bobine.
Les mini-bobines sont des produits personnalisés et ne peuvent pas être annulés ou remboursés.

Product Variant Information section