text.skipToContent text.skipToNavigation

Référence fabricant

MC10E016FNG

MC10E016 Series 900 MHz 5.7 V ECL 8−Bit Synchronous Binary Up Counter-PLCC-28

Modèle ECAD:
Nom du fabricant: onsemi
Emballage standard:
Product Variant Information section
Code de date:
Product Specification Section
Caractéristiques techniques
Attributes Table
Input Voltage-Max: 4190mV
Temperature Range: 0°C to 85°C
Supply Voltage-Nom: 4.2V to 5.7V
Frequency-Max: 900MHz
Style d'emballage :  PLCC-28
Méthode de montage : Surface Mount
Fonctionnalités et applications

The MC100E016 is a high−speed synchronous, presettable, cascadable 8−bit binary counter. Architecture and operation are the same as the MC10H016 in the MECL 10H™ family, extended to 8−bits, as shown in the logic symbol.

The counter features internal feedback of (TC)', gated by the TCLD (terminal count load) pin. When TCLD is LOW (or left open, in which case it is pulled LOW by the internal pull−downs), the (TC)' feedback is disabled, and counting proceeds continuously, with TC going LOW to indicate an all−one state. When TCLD is HIGH, the (TC)' feedback causes the counter to automatically reload upon (TC)' = LOW, thus functioning as a programmable counter. The Qn outputs do not need to be terminated for the count function to operate properly. To minimize noise and power, unused Q outputs should be left unterminated. The 100 series contains temperature compensation.

Key Features:

  • 700 MHz Min. Count Frequency
  • 1000 ps CLK to Q, (TC)'
  • Internal (TC)' Feedback (Gated)
  • 8−Bit
  • Fully Synchronous Counting and (TC)' Generation
  • Asynchronous Master Reset
  • PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V
  • NECL Mode Operating Range: VCC = 0 V with VEE = −4.2 V to −5.7 V
  • Pb−Free Packages are Available
Pricing Section
Stock globale:
0
États-Unis:
0
Sur commande :
0
Stock d'usine :Stock d'usine :
0
Délai d'usine :
N/A
Commande minimale :
37
Multiples de :
37
Total 
340,40 $
USD
Quantité
Prix Internet
37
$9.20
111
$7.89
185
$7.76
555
$7.48
925+
$7.36
Product Variant Information section