text.skipToContent text.skipToNavigation
Product Variant Information section
Product Specification Section
Pricing Section

Stock : 11 773

Sur commande :Order inventroy details 34 325
Stock d'usine :Stock d'usine : 0
Délai d'usine : 12 Semaines
Commande minimale : 1
Multiples de : 1
Quantité Prix Internet
1+ $8.33
Total :

8,33 $

USD
Attributs
Attributes Table
Family Name LPC17xx
Core Processor ARM Cortex M3
Program Memory Type Flash
Flash Size (Bytes) 512kB
RAM Size 96kB
Speed 120MHz
No of I/O Lines 165
InterfaceType / Connectivity CAN/EBI/EMI/Ethernet/I2C/Memory Card/Microwire/SPI/SSI/SSP/UART/USART/USB OTG
Peripherals Brown-out Detect/DMA/I2S/LCD/Motor Control PWM/POR/PWM/Reset/Watchdog
Number Of Timers 4
Supply Voltage 2.4V to 3.6V
Operating Temperature -40°C to +85°C
On-Chip ADC 8-chx12-bit
On-Chip DAC 1-chx10-bit
Watchdog Timers 1
Fonctionnalités et applications

The LPC178x/7x is an ARM Cortex-M3 based microcontroller for embedded applications requiring a high level of integration and low power dissipation.

The Cortex-M3 is a next generation core that offers better performance than the ARM7 at the same clock rate and other system enhancements such as modernized debug features and a higher level of support block integration. The Cortex-M3 CPU incorporates a 3-stage pipeline and has a Harvard architecture with separate local instruction and data buses, as well as a third bus with slightly lower performance for peripherals. The
Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branches.

The LPC178x/7x adds a specialized flash memory accelerator to accomplish optimal performance when executing code from flash. The LPC178x/7x is targeted to operate at up to 100 MHz CPU frequency.

Features and Benefits:

  • Functional replacement for LPC23xx and 24xx family devices
  • System:
    • ARM Cortex-M3 processor, running at frequencies of up to 100 MHz. A Memory Protection Unit (MPU) supporting eight regions is included
    • ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC)
    • Multilayer AHB matrix interconnect provides a separate bus for each AHB master. AHB masters include the CPU, and General Purpose DMA controller. This interconnect provides communication with no arbitration delays unless two masters attempt to access the same slave at the same time
    • Split APB bus allows for higher throughput with fewer stalls between the CPU and DMA. A single level of write buffering allows the CPU to continue without waiting for completion of APB writes if the APB was not already busy
  • Memory:
    • 512 kB on-chip flash program memory with In-System Programming (ISP) and In-Application Programming (IAP) capabilities. The combination of an enhanced flash memory accelerator and location of the flash memory on the CPU local code/data bus provides high code performance from flash
    • 4 kB on-chip EEPROM
    • LCD controller, supporting both Super-Twisted Nematic (STN) and Thin-Film Transistors (TFT) displays
  • Dedicated DMA controller
  • Selectable display resolution (up to 1024 × 768 pixels)
  • Supports up to 24-bit true-color mode
  • External Memory Controller (EMC) provides support for asynchronous static memory devices such as RAM, ROM and flash, as well as dynamic memories such as single data rate SDRAM
  • Serial interfaces
  • Digital peripherals
  • Analog peripherals
  • Power control
  • Clock generation
  • Versatile pin function selection feature allows many possibilities for using on-chip pheripheral functions
  • Unique device serial number for identification purposes
  • Single 3.3 V power supply (2.4 V to 3.6 V). Temperature range of −40 °C to 85 °C
  • Available as LQFP208, TFBGA208, TFBGA180, and LQFP144 package

To learn more about LPC178xx product family, Click Here