text.skipToContent text.skipToNavigation
Product Variant Information section
Product Specification Section
Pricing Section

Stock: 13

On Order: 0
Factory Stock:Factory Stock: 0
Minimum Order: 1
Multiple Of: 1
Quantity Web Price
1 $7.11
5 $6.41
20 $5.86
50 $5.53
125+ $5.21
Total:

$7.11

USD
Attributes
Attributes Table
Features and Applications

The Z85C3008VSG is one of the Z8500 CMOS Serial Communication Controllers that can perform up to 8MHz in a 44-Plastic Leaded Chip Carrier (PLCC) package. This is an standard temperature part and lead free. The Z85C3008VSG includes 1 FIFO Tx and 3 FIFO RX in Bytes

The Z80C30/Z85C30 Serial Communications Controller (SCC), is a pin and software compatible CMOS member of the SCC family introduced by Zilog® in 1981. It is a dual channel, multi-protocol data communications peripheral that easily interfaces with CPU’s with either multiplexed or non-multiplexed address/data buses.

The advanced CMOS process offers lower power consumption, higher performance, and superior noise immunity. The programming flexibility of the internal registers allow the SCC to be configured to various serial communications applications. The many on-chip features such as Baud Rate Generators (BRG), Digital Phase Locked Loops (DPLL), and crystal oscillators reduce the need for an external logic.

Additional features include a 10 x 19-bit status FIFO and 14-bit byte counter to support high speed SDLC transfers using DMA controllers.

The SCC handles asynchronous formats, synchronous byte-oriented protocols such as IBM Bisync, and synchronous bit-oriented protocols such as HDLC and IBM SDLC. This device supports virtually any serial data transfer application (for example, diskette, tape drives, etc.).The device generates and checks CRC codes in any synchronous mode and can be programmed to check data integrity in various modes. The SCC also contains facilities for modem controls in both channels. In applications where these controls are not required,the modem controls can be used for general-purpose I/O. The daisy-chain interrupt hierarchy is also supported