Orders shipping outside of United States will be on hold while the company evaluates tariff impacts.Please contact your salesperson for assistance.
Free shipping within the continental US over $50. Conditions apply
Manufacturer Part #
MPFS095TL-FCVG484E
128kB Flash 857.6kB RAM RISC-V System On Chip (SOC) IC PolarFire® FPGA-FCBGA-484
| | |||||||||||
| | |||||||||||
| Mfr. Name: | Microchip | ||||||||||
| Standard Pkg: | Product Variant Information section Available PackagingPackage Qty:1 per Tray Package Style:FPBGA-484 Mounting Method:Surface Mount | ||||||||||
| Date Code: | |||||||||||
Microchip MPFS095TL-FCVG484E - Product Specification
Shipping Information:
ECCN:
PCN Information:
Description of Change:Microchip has released a new Document for the PolarFire® SoC FPGA Production Devices Errata of devices. • SD compliance tests are completed.• Added row to Table 1-1. Summary of PolarFire® SoC FPGA Errata for “External VERIFY_DIGEST with POR Digest Check for Fabric Components.”• Deprecated Feature: Use of External VERIFY_DIGEST with POR Digest Check for Fabric Components.Reason for Change: To improve productivity. Date Document Changes Effective: 19 Sep 2025
Description of Change:Microchip has released a new Datasheet for the PolarFire® SoC Datasheet of devices.• Added reference to PolarFire Core SoC products (MPFSxxxTC) in Silicon and Libero Tool Status, Transceiver Switching Characteristics, Transceiver Protocol Characteristics, FPGA Programming Time, FPGA Bitstream Sizes, Digest Time, Verify Time, and Authentication Time. • Changed status to Production - all temperature grades for all products in Table 2-1. • Updated prodution status and Libero release info for MPFS460T in Table 2-2. • Corrected the part numbers in military devices in Table 2-3. • In Table 2-4, updated Libero version and status to Production for all devices; removed MPFS460T; added Core devices. • Updated note 7 under Table 3-2 for XCVR calibration time. • Added clarifying note 10 under Recommended Operating Conditions. • Removed reference to PolarFire I/O Timing Spreadsheet in User I/O Switching Characteristics. • Corrected note under Transceiver Performance from Untill specified to Unless specified. • Updated note under I/O Fast Recalibration Time (TRECALIB). • SLVS18, SUBLVDS18 and SLVS25/33 Maximum input buffer speeds have been updated in Input Buffer Speed. • Updated Table 4-139. • Added section SLVS-EC.Reason for Change: To improve productivity. Date Document Changes Effective: 19 May 2025
PCN Status:Final NotificationDescription of Change:Release of updated software version of Synplify Pro Microchip Edition v2023.09M-1 & Synplify Pro Standalone v2023.09-1 for various FPGA devices.Reason for Change:Synplify Pro standalone all-vendor versions 2023.03 and 2023.09, as well as Microchip Edition version 2023.09M could incorrectly extract the enable signal logic during RTL synthesis when the signal path contains a set of multiplexors connected in series around a register, and the MUXs are driven by bus ports. This is described in the attached Customer Notice.
Notification Status: FinalDescription of Change:• Added two notes to Table 3-3 to explain how weak pullup and weak pulldown resistors should be calculated.• Corrected Note 6 of Table 3-4. The maximum time allowed was listed as 300 µs and should be 300 ns.• Updated production timing and power support for MPFS095T and MPFS160T devices in commercial and industrial temperature grades and for MPFS250T in military temperature grade in Silicon and Libero Tool Status.• Changed “CDR PPM tolerance” to “CDR frequency tolerance” for better clarity in Table 4-74.• Clarified Note 1 and condition in Table 4-137.• Clarified power-up requirement of VDDI3 in 4.10. Power-Up to Functional Timing and 4.10.3.2. I/O-Related Supplies.• Redirected 1. Device Offering to a separate document entitled PolarFire® SoC Product Overview.• Updated sections Zeroization Time and User Voltage Detector Characteristics as per PCN.• Updated Table 4-68.• Updated 4.3.4. RC Oscillators. Refer to the Change Impact Analysis.• Corrected item in Table 4-38. Fabric clock maximum frequency for LPDDR3 on -STD speed grade devices was listed as 133 MHz and should be 100 MHz.• Added TCPU in Boot Mode 2 in Table 4-129.• Updated TSDDDRCKO1 and TSDDDRCKO2 in Table 4-9.• Updated TSDHSCKO in Table 4-13.• Updated TSDSCKO in Table 4-14.• Authentication Service IDs were swapped. Table 4-111 has been updated.• Updated 4.7.2. FPGA Programming Time, 4.7.3. FPGA Bitstream Sizes, 4.7.5. Digest Time, 4.7.7. Verify Time, 4.7.8. Authentication Time.Impacts to Data Sheet: See above detailsChange Implementation Status: Complete
Description of Change:Implement firmware update and step marking changes for selected MPF050xx, MPF100xx, MPF200xx, MPF300xx, MPF500xx, MPFS02xx, MPFS09xx, MPFS16xx and MPFS25xx device families available in various packages. Refer to the PDF found in the Attachments section for data sheet change detail.Reason for Change:To improve productivity by updating the firmware for zeroization time and implement step marking changes for FPGA devices.
Revision History:February 02, 2024: Re-issued to linked and attached the change impact analysis document.Description of Change: Defeatured PCIe SECDED reporting. More information about this is available in the change impact analysis document.Microchip has released a new Document for the PolarFire® SoC FPGA Production Devices Errata of devices.
Description of Change:Released of updated Libero SoC v2022.3 for selected products in the PolarFire FPGA device family, including MPFxxx and RTPF device families as described in the attached customer notice details.Reason for Change:Release updated Libero SoC v2022.3 to prevent usage of device programming bitstreams that could result in false Power-On Reset digest check failures and tamper flag assertion, for scenarios where the user has enabled POR digest check settings for device components not included in the programming bitstream.
Description of Change:Release of updated Synplify Pro ME version S-2021.09M-SP2 FPGA synthesis software bundled with Libero SoC v2022.3Reason for Change:Release updated Synplify Pro ME version S-2021.09M-SP2 FPGA synthesis software bundled with Libero SoC v2022.3 to prevent incorrect Verilog mapping of RTL using increment/decrement operations (++ / --) while indexing into an array on the right-hand side (RHS) of an assignment statement, as described in the attached Customer Notice.
Description of Change:Release of updated Synplify Pro ME version S-2021.09M-SP2 synthesis software bundled with Libero SoC v2022.3 as described in the attached customer notification details.Reason for Change:Release updated Synplify Pro ME version S-2021.09M-SP2 synthesis software bundled with Libero SoC v2022.3 to prevent incorrect VHDL expression evaluation during compilation, when performing subtraction with a real constant number operand, and an additional division/multiplication operation that uses a variable. This is to fix a VHDL compiler issue that occurs in specific VHDL expressions.
Part Status:
- https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=en&field2=MPFS095TL-FCVG484E&field4=Microchip&field18=https://p1na.futureelectronics.com/p/semiconductors--programmable-logic--fpga-flash/mpfs095tl-fcvg484e-microchip-5183836
- https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=en&field2=MPFS095TL-FCVG484E&field4=Microchip&field18=https://p1na.futureelectronics.com/p/semiconductors--programmable-logic--fpga-flash/mpfs095tl-fcvg484e-microchip-5183836
Microchip MPFS095TL-FCVG484E - Technical Attributes
| No of I/O Lines: | 276 |
| Operating Frequency-Max: | 667MHz |
| Flash Size (Bits): | 128kb |
| RAM Size (Bits): | 857.6b |
| Supply Voltage: | 1V |
| Operating Temp Range: | 0°C to 100°C |
| Interface Type: | Ethernet |
| Package Style: | FPBGA-484 |
| Mounting Method: | Surface Mount |
Available Packaging
Package Qty:
1 per Tray
Package Style:
FPBGA-484
Mounting Method:
Surface Mount