Orders shipping outside of United States will be on hold while the company evaluates tariff impacts.Please contact your salesperson for assistance.
Free shipping within the continental US over $50. Conditions apply
Manufacturer Part #
LAN91C111-NS
LAN91C111 Series 3.3 V 10/100 Non-PCI Ethernet Single Chip MAC + PHY - QFP-128
| | |||||||||||
| | |||||||||||
| Mfr. Name: | Microchip | ||||||||||
| Standard Pkg: | Product Variant Information section Available PackagingPackage Qty:66 per Tray Package Style:QFP-128 Mounting Method:Surface Mount | ||||||||||
| Date Code: | |||||||||||
Product Specification Section
Microchip LAN91C111-NS - Product Specification
Shipping Information:
Item cannot ship to certain countries. See List
Item cannot ship to following countries:
ECCN:
5A991.b
This item may be subject to export licensing controls.
PCN Information:
Part Status:
Active
Active
- https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=en&field2=LAN91C111-NS&field4=Microchip&field18=https://p1na.futureelectronics.com/p/8030558
- https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=en&field2=LAN91C111-NS&field4=Microchip&field18=https://p1na.futureelectronics.com/p/8030558
Microchip LAN91C111-NS - Technical Attributes
Attributes Table
| Supply Voltage-Nom: | 3.3V |
| Interface Type: | MII |
| Package Style: | QFP-128 |
| Mounting Method: | Surface Mount |
Features & Applications
The LAN91C111-NS is a single chip Ethernet Controller designed for embedded applications, to implement the MAC and PHY portion of the CSMA/CD protocol at 10 and 100 Mbps.
Features:
- Single Chip Ethernet Controller
- Dual Speed - 10/100 Mbps
- Fully Supports Full Duplex Switched Ethernet
- Supports Burst Data Transfer
- 8 Kbytes Internal Memory for Receive and Transmit FIFO Buffers
- Enhanced Power Management Features
- Optional Configuration via Serial EEPROM Interface
- Supports 8, 16 and 32 Bit CPU Accesses
- Internal 32 Bit Wide Data Path (into Packet Buffer Memory)
- Built-in Transparent Arbitration for Slave Sequential Access Architecture
- Flat MMU Architecture with Symmetric Transmit and Receive Structures and Queues
- 3.3V Operation with 5V Tolerant I/O Buffers
- Single 25 MHz Reference Clock for Both PHY and MAC
- External 25 MHz Output Pin for an External PHY Supporting PHY's Physical Media
- Low Power CMOS Design
- Supports Multiple Embedded Processor Host Interfaces
- ARM
- SH
- Power PC
- Coldfire
- 680X0, 683XX
- MIPS R3000
- 3.3V MII (Media Independent Interface) MAC-PHY Interface Running at Nibble Rate
- MII Management Serial Interface
- 128 Pin QFP lead-free RoHS compliant package
- 128 Pin TQFP 1.0 mm height lead-free RoHS compliant package
Pricing Section
Global Stock:
0
USA:
0
On Order:
0
Factory Lead Time:
9 Weeks
Quantity
Unit Price
66+
$27.84
Product Variant Information section
Available Packaging
Package Qty:
66 per Tray
Package Style:
QFP-128
Mounting Method:
Surface Mount