Référence fabricant
MC9S12XS64CAE
16-bit MCU, S12X core, 64KB Flash, 40MHz, -40/+85degC, QFP 64
| | |||||||||||
| | |||||||||||
| Nom du fabricant: | NXP | ||||||||||
| Emballage standard: | Product Variant Information section Emballages disponiblesQté d'emballage(s) :800 par Tray Style d'emballage :LQFP-64 Méthode de montage :Surface Mount | ||||||||||
| Code de date: | |||||||||||
NXP MC9S12XS64CAE - Spécifications du produit
Informations de livraison:
ECCN:
Informations PCN:
Statut du produit:
NXP MC9S12XS64CAE - Caractéristiques techniques
| Family Name: | HCS12 |
| Core Processor: | HCS12X |
| Program Memory Type: | Flash |
| Flash Size (Bytes): | 64kB |
| RAM Size: | 4kB |
| Speed: | 40MHz |
| No of I/O Lines: | 44 |
| InterfaceType / Connectivity: | CAN/SCI/SPI |
| Peripherals: | Analog Comparators/CAN/On-Chip-ADC/PWM/SCI/SPI/Watchdog |
| Number Of Timers: | 1 |
| Supply Voltage: | 3.15V to 5.5V |
| Operating Temperature: | -40°C to +85°C |
| On-Chip ADC: | 8-chx8-bit |
| Watchdog Timers: | 1 |
| Style d'emballage : | LQFP-64 |
| Méthode de montage : | Surface Mount |
Fonctionnalités et applications
The new S12XS family of 16-bit micro controllers is a compatible, reduced version of the S12XE family. These families provide an easy approach to develop common platforms from low-end to high-end applications, minimizing the redesign of software and hardware.
The S12XS family delivers 32-bit performance with all the advantages and efficiencies of a 16-bit MCU while
retaining the low cost, power consumption, EMC and code-size efficiency advantages currently enjoyed by users of Freescale’s existing 16-bit S12 and S12X MCU families. Like members of other S12X families, the S12XS family runs 16-bit wide accesses without wait states for all peripherals and memories.
Features:
- HCS12X Core
- 16-bit HCS12X CPU
- Upward compatible with HCS12 instruction set
- Interrupt stacking and programmer's model identical to HCS12
- Instruction queue
- Enhanced indexed addressing
- Enhanced instruction set
- EBI (External Bus Interface)
- MMC (Module Mapping Control)
- INT (Interrupt Controller)
- DBG (Debug module to monitor HCS12X CPU and XGATE bus activity)
- BDM (Background Debug Mode)
- PIT Periodic Interrupt Timer
- Four Timers with independent time-out periods
- Time-out periods selectable between 1 and 224 bus clock cycles
- CRG
- Low Noise/Low Power Pierce oscillator
- PLL
- COP watchdog
- Real time interrupt
- Clock monitor
- Fast wake-up from STOP mode