Les commandes expédiées à l’extérieur des États-Unis seront en attente pendant que l’entreprise évalue les impacts tarifaires.Veuillez contacter votre vendeur pour obtenir de l’aide.
Livraison gratuite aux États-Unis continentaux à partir de 50 $ US. Des conditions s'appliquent
Référence fabricant
AGL250V5-FGG144
AGL250 Series 250000 System Gates 97 I/O IGLOO Low Power Flash FPGA -FPBGA-144
| | |||||||||||
| | |||||||||||
| Nom du fabricant: | Microchip | ||||||||||
| Emballage standard: | Product Variant Information section Emballages disponiblesQté d'emballage(s) :160 par Tray Style d'emballage :FPBGA-144 Méthode de montage :Surface Mount | ||||||||||
| Code de date: | 2515 | ||||||||||
Microchip AGL250V5-FGG144 - Spécifications du produit
Informations de livraison:
ECCN:
Informations PCN:
PCN Status:Final NotificationDescription of Change:Release of updated software version of Synplify Pro Microchip Edition v2023.09M-1 & Synplify Pro Standalone v2023.09-1 for various FPGA devices.Reason for Change:Synplify Pro standalone all-vendor versions 2023.03 and 2023.09, as well as Microchip Edition version 2023.09M could incorrectly extract the enable signal logic during RTL synthesis when the signal path contains a set of multiplexors connected in series around a register, and the MUXs are driven by bus ports. This is described in the attached Customer Notice.
Description of Change:Release of updated Synplify Pro ME version S-2021.09M-SP2 FPGA synthesis software bundled with Libero SoC v2022.3Reason for Change:Release updated Synplify Pro ME version S-2021.09M-SP2 FPGA synthesis software bundled with Libero SoC v2022.3 to prevent incorrect Verilog mapping of RTL using increment/decrement operations (++ / --) while indexing into an array on the right-hand side (RHS) of an assignment statement, as described in the attached Customer Notice.
Description of Change:Release of updated Synplify Pro ME version S-2021.09M-SP2 synthesis software bundled with Libero SoC v2022.3 as described in the attached customer notification details.Reason for Change:Release updated Synplify Pro ME version S-2021.09M-SP2 synthesis software bundled with Libero SoC v2022.3 to prevent incorrect VHDL expression evaluation during compilation, when performing subtraction with a real constant number operand, and an additional division/multiplication operation that uses a variable. This is to fix a VHDL compiler issue that occurs in specific VHDL expressions.
Statut du produit:
- https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=fr&field2=AGL250V5-FGG144&field4=Microchip&field18=https://p1na.futureelectronics.com/fr/es/p/semiconductors--programmable-logic--fpga-flash/agl250v5-fgg144-microchip-7076344
- https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=fr&field2=AGL250V5-FGG144&field4=Microchip&field18=https://p1na.futureelectronics.com/fr/es/p/semiconductors--programmable-logic--fpga-flash/agl250v5-fgg144-microchip-7076344
Microchip AGL250V5-FGG144 - Caractéristiques techniques
| System Gates: | 250000 |
| No of I/O Lines: | 97 |
| Operating Frequency-Max: | 250MHz |
| Flash Size (Bits): | 1kb |
| RAM Size (Bits): | 36kb |
| Supply Voltage: | 1.425V to 1.575V |
| Operating Temp Range: | 0°C |
| Storage Temperature Range: | -65°C to +150°C |
| Interface Type: | Jtag |
| Temperature Grade: | Commercial |
| Moisture Sensitivity Level: | 3 |
| Style d'emballage : | FPBGA-144 |
| Méthode de montage : | Surface Mount |
Emballages disponibles
Qté d'emballage(s) :
160 par Tray
Style d'emballage :
FPBGA-144
Méthode de montage :
Surface Mount