Free shipping within the continental US over $50. Conditions apply
Orders shipping outside of United States will be on hold while the company evaluates tariff impacts.Please contact your salesperson for assistance.
Manufacturer Part #
MPFS025T-1FCVG484E
|
|
|||||||||||
|
|
|||||||||||
| Mfr. Name: | Microchip | ||||||||||
| Standard Pkg: |
Product Variant Information section
Available PackagingPackage Qty:1 per Std. Mfr. Pkg |
||||||||||
| Date Code: | |||||||||||
Microchip MPFS025T-1FCVG484E - Product Specification
Shipping Information:
HTS Code:
ECCN:
PCN Information:
Description of Change:Released of updated Libero SoC v2022.3 for selected products in the PolarFire FPGA device family, including MPFxxx and RTPF device families as described in the attached customer notice details.Reason for Change:Release updated Libero SoC v2022.3 to prevent usage of device programming bitstreams that could result in false Power-On Reset digest check failures and tamper flag assertion, for scenarios where the user has enabled POR digest check settings for device components not included in the programming bitstream.
Description of Change:Release of updated Synplify Pro ME version S-2021.09M-SP2 FPGA synthesis software bundled with Libero SoC v2022.3Reason for Change:Release updated Synplify Pro ME version S-2021.09M-SP2 FPGA synthesis software bundled with Libero SoC v2022.3 to prevent incorrect Verilog mapping of RTL using increment/decrement operations (++ / --) while indexing into an array on the right-hand side (RHS) of an assignment statement, as described in the attached Customer Notice.
Description of Change:Release of updated Synplify Pro ME version S-2021.09M-SP2 synthesis software bundled with Libero SoC v2022.3 as described in the attached customer notification details.Reason for Change:Release updated Synplify Pro ME version S-2021.09M-SP2 synthesis software bundled with Libero SoC v2022.3 to prevent incorrect VHDL expression evaluation during compilation, when performing subtraction with a real constant number operand, and an additional division/multiplication operation that uses a variable. This is to fix a VHDL compiler issue that occurs in specific VHDL expressions.
Part Status:
-
https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=en&field2=MPFS025T-1FCVG484E&field4=Microchip&field18=https://p1na.futureelectronics.com/p/C367435076
-
https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=en&field2=MPFS025T-1FCVG484E&field4=Microchip&field18=https://p1na.futureelectronics.com/p/C367435076
-
Available Packaging
Package Qty:
1 per Std. Mfr. Pkg