text.skipToContent text.skipToNavigation
Product Variant Information section
Product Specification Section
Pricing Section

Stock: 0

On Order: 0
Factory Stock:Factory Stock: 9,225
Factory Lead Time: 4 Weeks
Minimum Order: 123
Multiple Of: 123
Quantity Web Price
123 $6.41
246+ $5.12


Attributes Table
Type Differential
Clock Input Frequency - Max 4GHz
Supply Voltage-Nom 2.5V
Features and Applications

The NB6L11M is a differential 1:2 CML fanout buffer. The differential inputs incorporate internal 50 Ω termination resistors that are accessed through the VT pins and will accept LVPECL, LVCMOS, LVTTL, CML, or LVDS logic levels.

The VREFAC pin is an internally generated voltage supply available to this device only. VREFAC is used as a reference voltage for single−ended PECL or NECL inputs. For all single−ended input conditions, the unused complementary differential input is connected to VREFAC as a switching reference voltage. VREFAC may also rebias capacitor−coupled inputs. When used, decouple VREFAC with a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VREFAC output should be left open. The device is housed in a small 3x3 mm 16 pin QFN package. The NB6L11M is a member of the ECLinPS MAX family of high performance clock products.

Key Features:

  • Maximum Input Clock Frequency > 4 GHz, Typical
  • 225 ps Typical Propagation Delay
  • 70 ps Typical Rise and Fall Times
  • 0.5 ps maximum RMS Clock Jitter
  • Differential CML Outputs, 380 mV peak−to−peak, typical
  • LVPECL Operating Range: VCC = 2.375 V to 3.63 V with VEE = 0 V
  • NECL Operating Range: VCC = 0 V with VEE = −2.375 V to −3.63 V
  • Internal Input Termination Resistors, 50 Ω
  • VREFAC Reference Output
  • Functionally Compatible with Existing 2.5 V / 3.3V LVEL, LVEP, EP, and SG Devices
  • −40°C to +85°C Ambient Operating Temperature
  • These are Pb−Free Devices


  • High performance applications
  • Low Jitter Outputs
  • Rebias Capacitor-coupled Input signal
  • No external components needed for inputs


  • Clock / Data Distribution