Microchip | 25LC256-I/ST

The 25LC256 (25XX256*) are 256 Kbit Serial Electrically Erasable PROMs. The memory is accessed via a simple Serial Peripheral Interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a Chip Select (CS) input.

Communication to the device can be paused via the hold pin (HOLD). While the device is paused, transitions on its inputs will be ignored, with the exception of Chip Select, allowing the host to service higher priority interrupts. The 25XX256 is available in standard packages including 8-lead PDIP and SOIC, and advanced packaging including 8-lead DFN and 8-lead TSSOP

Features:

• Max. Clock 10 MHz
• Low-Power CMOS Technology:
  • Max. Write Current: 5 mA at 5.5 V, 10 MHz
  • Read Current: 6 mA at 5.5 V, 10 MHz
  • Standby Current: 1 μA at 5.5 V
• 32,768 x 8-bit Organization
• 64-Byte Page
• Self-Timed Erase and Write Cycles (5 ms max.)
• Block Write Protection:
  • Protect none, 1/4, 1/2 or all of array
• Built-In Write Protection:
  • Power-on/off data protection circuitry
  • Write enable latch
  • Write-protect pin
• Sequential Read
• High Reliability:
  • Endurance: 1,000,000 erase/write cycles
  • Data retention: > 200 years
  • ESD protection: > 4000 V