Name: onsemi MC100EP52DG
Brand: onsemi
SKU: 3513306
Price: 5.03 USD
Availability: InStock

text.skipToContent text.skipToNavigation

- Region & Currency
- Americas
  - Other Currencies
  - CAD ($)
  - USD ($)
- Asia Pacific
  - Other Currencies
  - AUD ($)
  - JPY (¥)
  - KRW (₩)
  - MYR (RM)
  - NZD ($)
  - SGD ($)
  - USD ($)
- Europe, Middle East, Africa
  - Other Currencies
  - CHF (CHF)
  - CZK (Kč)
  - DKK (kr)
  - USD ($)
You are changing the region you shop from. This may affect price, shipping options and product availability. Items in your current Cart will not be transferred.

You are changing currency. This may affect price, shipping options and product availability. Items in your current Cart will not be transferred.
1 (800) 675-1619

Orders shipping outside of United States will be on hold while the company evaluates tariff impacts.
Please contact your salesperson for assistance.

Image for illustration purposes only,
refer to technical specifications

Manufacturer Part #

MC100EP52DG

MC100EP52 Series 730GHz 5.5 V ECL Differential Data and Clock D Flip-Flop-SOIC-8

MC100EP52DG Datasheet MC100EP52DG Documentation App Note: AND8003-D IBIS Model Package Drawings App Note: AND8066-D
ECAD Model: Convert this file for your ECAD tool by downloading the free Library Loader. Learn more about ECAD model.
Mfr. Name:	onsemi
Standard Pkg:	Product Variant Information section Available Packaging Package Qty: 98 per Tube Package Style: SOIC-8 Mounting Method: Surface Mount
Date Code:

onsemi MC100EP52DG - Technical Attributes

Input Voltage-Max:	2420mV
Temperature Range:	-40°C to +85°C
Supply Voltage-Nom:	3V to 5.5V
Frequency-Max:	730GHz
Package Style:	SOIC-8
Mounting Method:	Surface Mount

Features & Applications

The MC100EP52 is a differential data, differential clock D flip−flop. The device is pin and functionally equivalent to the EL52 device.

Data enters the master portion of the flip−flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The differential clock inputs of the EP52 allow the device to also be used as a negative edge triggered device. The EP52 employs input clamping circuitry so that under open input conditions (pulled down to VEE) the outputs of the device will remain stable. The 100 Series contains temperature compensation.

Key Features:

330 ps Typical Propagation Delay
Maximum Frequency > 4 GHz Typical
PECL Mode: VCC = 3.0 V to 5.5 V with VEE = 0 V
NECL Mode: VCC = 0 V with VEE = −3.0 V to −5.5 V
Open Input Default State
Safety Clamp on Inputs
Q Output Will Default LOW with Inputs Open or at VEE
Pb−Free Packages are Available