text.skipToContent text.skipToNavigation

warning.svgOrders shipping outside of United States will be on hold while the company evaluates tariff impacts.
Please contact your salesperson for assistance.

Truck-Icon.svgFree shipping within the continental US over $50. Conditions apply

  1. home
  2. Semiconductors
  3. Memory ICs
  4. RAM (Random Access Memory)
  5. Static RAM
  6. Asynchronous SRAM
  7. AS7C31024B-15TCN

Alliance Memory | AS7C31024B-15TCN

Manufacturer Part #

AS7C31024B-15TCN

AS7C31024B Series 1-Mbit (128 K x 8) 3.3 V 15 ns CMOS Static RAM - TSOP I-32

ECAD Model:
Mfr. Name: Alliance Memory
Standard Pkg:
Product Variant Information section
Date Code:
Product Specification Section
Alliance Memory AS7C31024B-15TCN - Technical Attributes
Attributes Table
Memory Density: 1Mb
Memory Organization: 128 K x 8
Supply Voltage-Nom: 3.3V
Access Time-Max: 15ns
Temperature Grade: Commercial
Package Style:  TSOP I-32
Mounting Method: Surface Mount
Features & Applications
The AS7C31024B is a high-performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) device organized as 65,536 words × 16 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired. Equal address access and cycle times (tAA, tRC, tWC) of 10/12/15/20 ns with output enable access times (tOE) of 5, 6, 7, 8 ns are ideal for high-performance applications.

When CE is high, the device enters standby mode. A write cycle is accomplished by asserting write enable (WE) and chip enable (CE). Data on the input pins I/O0 through I/O15 is written on the rising edge of WE (write cycle 1) or CE (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE).

A read cycle is accomplished by asserting output enable (OE) and chip enable (CE) with write enable (WE) high. The chips drive I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive or write enable is active, output drivers stay in high-impedance mode.

The device provides multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written and read. LB controls the lower bits, I/O0 through I/O7, and UB controls the higher bits, I/O8 through I/O15. All chip inputs and outputs are TTL-compatible, and operation is from a single 3.3 V supply. The device is packaged in common industry standard packages.

A 1MB 3.3V Fast Asynchronous Alliance product that has a 128K x16 configuration, with commercial temperature range (0°C to 70°C), and a 32 pin TSOP I package. The part supports 15 nanoseconds speeds and is RoHS compliant.
Pricing Section
Global Stock:
0
USA:
0
On Order:
0
Factory Stock:Factory Stock:
0
Factory Lead Time:
8 Weeks
Minimum Order:
468
Multiple Of:
156
Total
$1,755.00
USD
Quantity
Unit Price
156
$3.80
312
$3.77
468
$3.75
624
$3.74
780+
$3.69
Product Variant Information section