Les commandes expédiées à l’extérieur des États-Unis seront en attente pendant que l’entreprise évalue les impacts tarifaires.Veuillez contacter votre vendeur pour obtenir de l’aide.
Livraison gratuite aux États-Unis continentaux à partir de 50 $ US. Des conditions s'appliquent
Référence fabricant
74AHC138PW,118
74AHC Series 5.5 V 3-to-8 Line Decoder/Demultiplexer Inverting - TSSOP-16
| | |||||||||||
| | |||||||||||
| Nom du fabricant: | Nexperia | ||||||||||
| Emballage standard: | Product Variant Information section Emballages disponiblesQté d'emballage(s) :2500 par Reel Style d'emballage :TSSOP-16 Méthode de montage :Surface Mount | ||||||||||
| Code de date: | |||||||||||
Nexperia 74AHC138PW,118 - Spécifications du produit
Informations de livraison:
ECCN:
Informations PCN:
Statut du produit:
- https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=fr&field2=74AHC138PW,118&field4=Nexperia&field18=https://p1na.futureelectronics.com/fr/de/p/semiconductors--logic--74-series--a-hc-t/74ahc138pw-118-nexperia-1470038
- https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=fr&field2=74AHC138PW,118&field4=Nexperia&field18=https://p1na.futureelectronics.com/fr/de/p/semiconductors--logic--74-series--a-hc-t/74ahc138pw-118-nexperia-1470038
Nexperia 74AHC138PW,118 - Caractéristiques techniques
| Logic Circuit: | Decoder/Demux |
| Family: | A/HC/T/U |
| No of Functions / Channels: | 1 |
| Supply Voltage-Nom: | 2V to 5.5V |
| Power Dissipation: | 0.5W |
| Propagation Delay: | 6ns |
| Operating Temperature: | -40°C to +125°C |
| Capacitance: | 3pF |
| No of Inputs: | 3 |
| No of Outputs: | Eight |
| High Level Output Current: | -8mA |
| Low Level Output Current: | 8mA |
| No of Pins: | 16 |
| Quiescent Current: | 4µA |
| Moisture Sensitivity Level: | 1 |
| Style d'emballage : | TSSOP-16 |
| Méthode de montage : | Surface Mount |
Fonctionnalités et applications
The 74AHC138PW are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A.
The 74AHC138 is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted address inputs (A0, A1 and A2) and, when enabled, provides eight mutually exclusive outputs (Y0 to Y7) that are LOW when selected.
Features:
- Balanced propagation delays
- All inputs have Schmitt-trigger action
- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Inputs accepts voltages higher than VCC
- For 74AHC138 only: operates with CMOS input levels
- For 74AHCT138 only: operates with TTL input levels
- ESD protection:
- HBM JESD22-A114E exceeds 2000 V
- MM JESD22-A115-A exceeds 200 V
- CDM JESD22-C101C exceeds 1000 V
- Multiple package options
- Specified from -40 Cel to +85 Cel and from -40 Cel to +125 Cel
View the 74AHC138 family of Decoders
Emballages disponibles
Qté d'emballage(s) :
2500 par Reel
Style d'emballage :
TSSOP-16
Méthode de montage :
Surface Mount