Les commandes expédiées à l’extérieur des États-Unis seront en attente pendant que l’entreprise évalue les impacts tarifaires.Veuillez contacter votre vendeur pour obtenir de l’aide.
Livraison gratuite aux États-Unis continentaux à partir de 50 $ US. Des conditions s'appliquent
Référence fabricant
MC14094BDG
MC14094B Series 3 to 18 Vdc 8-Stage Shift/Store Register - SOIC-16
| | |||||||||||
| | |||||||||||
| Nom du fabricant: | onsemi | ||||||||||
| Emballage standard: | Product Variant Information section Emballages disponiblesQté d'emballage(s) :48 par Tube Style d'emballage :SOIC-16 Méthode de montage :Surface Mount | ||||||||||
| Code de date: | 2338 | ||||||||||
onsemi MC14094BDG - Spécifications du produit
Informations de livraison:
ECCN:
Informations PCN:
Statut du produit:
- https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=fr&field2=MC14094BDG&field4=onsemi&field18=https://p1na.futureelectronics.com/fr/es/p/semiconductors--logic--4000-series/mc14094bdg-onsemi-5201258
- https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=fr&field2=MC14094BDG&field4=onsemi&field18=https://p1na.futureelectronics.com/fr/es/p/semiconductors--logic--4000-series/mc14094bdg-onsemi-5201258
onsemi MC14094BDG - Caractéristiques techniques
| Logic Circuit: | Register |
| Family: | MC1400 |
| No of Functions / Channels: | 1 |
| Output Characteristics: | 3-ST |
| Supply Voltage-Nom: | 3V to 18V |
| Power Dissipation: | 500mW |
| Propagation Delay: | 840ns |
| Operating Temperature: | -55°C to +125°C |
| Capacitance: | 7.5pF |
| High Level Output Current: | -8.8mA |
| Low Level Output Current: | 8.8mA |
| No of Pins: | 16 |
| Quiescent Current: | 20µA |
| Moisture Sensitivity Level: | 1 |
| Style d'emballage : | SOIC-16 |
| Méthode de montage : | Surface Mount |
Fonctionnalités et applications
The MC14094B combines an 8-stage shift register with a data latch for each stage and a three-state output from each latch.Data is shifted on the positive clock transition and is shifted from the seventh stage to two serial outputs. The QS output data is for use in high-speed cascaded systems. The Q S output data is shifted on the following negative clock transition for use in low-speed cascaded systems.Data from each stage of the shift register is latched on the negative transition of the strobe input. Data propagates through the latch while strobe is high.
Outputs of the eight data latches are controlled by three-state buffers which are placed in the high-impedance state by a logic Low on Output Enable.
Features:
- Three-State Outputs
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated
- Temperature Range
- Input Diode Protection
- Data Latch
- Dual Outputs for Data Out on Both Positive and Negative Clock Transitions
- Useful for Serial-to-Parallel Data Conversion
- Pin-for-Pin Compatible with CD4094B
- Pb-Free Packages are Available
Emballages disponibles
Qté d'emballage(s) :
48 par Tube
Style d'emballage :
SOIC-16
Méthode de montage :
Surface Mount