Les commandes expédiées à l’extérieur des États-Unis seront en attente pendant que l’entreprise évalue les impacts tarifaires.
Veuillez contacter votre vendeur pour obtenir de l’aide.
Référence fabricant
A40MX02-PLG68
A40MX02 Series 3000 System Gates 57 I/O Surface Mount FPGA -PLCC-68
| | |||||||||||
| | |||||||||||
| Nom du fabricant: | Microchip | ||||||||||
| Emballage standard: | Product Variant Information section Emballages disponiblesQté d'emballage(s) :19 par Tube Style d'emballage :PLCC-68 Méthode de montage :Surface Mount | ||||||||||
| Code de date: | |||||||||||
Microchip A40MX02-PLG68 - Spécifications du produit
Informations de livraison:
ECCN:
Informations PCN:
PCN Status:Final NotificationDescription of Change:Release of updated software version of Synplify Pro Microchip Edition v2023.09M-1 & Synplify Pro Standalone v2023.09-1 for various FPGA devices.Reason for Change:Synplify Pro standalone all-vendor versions 2023.03 and 2023.09, as well as Microchip Edition version 2023.09M could incorrectly extract the enable signal logic during RTL synthesis when the signal path contains a set of multiplexors connected in series around a register, and the MUXs are driven by bus ports. This is described in the attached Customer Notice.
Description of Change:Qualification of MTAI as an additional final test site for PM6104B-FEI, PM6108B-FEI and PM6110B-FEI catalog part numbers (CPN) available in 1221L BBGA (29x29x3.57mm) package.Reason for Change:To improve manufacturability and on-time delivery performance by qualifying MTAI as a new final test site.
Description of Change:Release of updated Synplify Pro ME version S-2021.09M-SP2 FPGA synthesis software bundled with Libero SoC v2022.3Reason for Change:Release updated Synplify Pro ME version S-2021.09M-SP2 FPGA synthesis software bundled with Libero SoC v2022.3 to prevent incorrect Verilog mapping of RTL using increment/decrement operations (++ / --) while indexing into an array on the right-hand side (RHS) of an assignment statement, as described in the attached Customer Notice.
Description of Change:Release of updated Synplify Pro ME version S-2021.09M-SP2 synthesis software bundled with Libero SoC v2022.3 as described in the attached customer notification details.Reason for Change:Release updated Synplify Pro ME version S-2021.09M-SP2 synthesis software bundled with Libero SoC v2022.3 to prevent incorrect VHDL expression evaluation during compilation, when performing subtraction with a real constant number operand, and an additional division/multiplication operation that uses a variable. This is to fix a VHDL compiler issue that occurs in specific VHDL expressions.
Statut du produit:
Microchip A40MX02-PLG68 - Caractéristiques techniques
| No of I/O Lines: | 57 |
| No of Logic Elements: | 295 |
| System Gates: | 3000 |
| Supply Voltage: | 3V to 5.25V |
| Interface: | Jtag |
| Operating Temp Range: | 0°C to 70°C |
| Storage Temperature Range: | -65°C to +70°C |
| No of Terminals: | 68 |
| Moisture Sensitivity Level: | 3 |
| Style d'emballage : | PLCC-68 |
| Méthode de montage : | Surface Mount |
Emballages disponibles
Qté d'emballage(s) :
19 par Tube
Style d'emballage :
PLCC-68
Méthode de montage :
Surface Mount