Livraison gratuite aux États-Unis continentaux à partir de 50 $ US. Des conditions s'appliquent
Les commandes expédiées à l’extérieur des États-Unis seront en attente pendant que l’entreprise évalue les impacts tarifaires.Veuillez contacter votre vendeur pour obtenir de l’aide.
Référence fabricant
74LVC1G08GW,125
74LVC Series 5.5 V Surface Mount Single 2-Input AND Gate - TSSOP-5
|
|
|||||||||||
|
|
|||||||||||
| Nom du fabricant: | Nexperia | ||||||||||
| Emballage standard: |
Product Variant Information section
Emballages disponiblesQté d'emballage(s) :3000 par Reel Style d'emballage :TSSOP-5 Méthode de montage :Surface Mount |
||||||||||
| Code de date: | 2539 | ||||||||||
Nexperia 74LVC1G08GW,125 - Spécifications du produit
Informations de livraison:
Code HTS:
ECCN:
Informations PCN:
Statut du produit:
-
https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=fr&field2=74LVC1G08GW,125&field4=Nexperia&field18=https://p1na.futureelectronics.com/fr/p/semiconductors--logic--74-series--a-lvc/74lvc1g08gw-125-nexperia-9792409
-
https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=fr&field2=74LVC1G08GW,125&field4=Nexperia&field18=https://p1na.futureelectronics.com/fr/p/semiconductors--logic--74-series--a-lvc/74lvc1g08gw-125-nexperia-9792409
Nexperia 74LVC1G08GW,125 - Caractéristiques techniques
| Logic Circuit: | AND Gate |
| Family: | A/LVC/E/H/U |
| No of Functions / Channels: | 1 |
| Supply Voltage-Nom: | 1.65V to 5.5V |
| Power Dissipation: | 250mW |
| Propagation Delay: | 1.7ns |
| Operating Temperature: | -40°C to +125°C |
| Capacitance: | 5pF |
| No of Inputs: | 2 |
| No of Outputs: | Single |
| High Level Output Current: | -32mA |
| Low Level Output Current: | 32mA |
| No of Pins: | 5 |
| Quiescent Current: | 0.1µA |
| Moisture Sensitivity Level: | 1 |
| Style d'emballage : | TSSOP-5 |
| Méthode de montage : | Surface Mount |
Fonctionnalités et applications
The 74LVC1G08GW,125 is a 2-input AND function. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications.
Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall time. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.
Features:
- Wide supply voltage range from 1.65 V to 5.5 V
- High noise immunity
- Complies with JEDEC standard:
- JESD8-7 (1.65 V to 1.95 V)
- JESD8-5 (2.3 V to 2.7 V)
- JESD8-B/JESD36 (2.7 V to 3.6 V)
- ±24 mA output drive (VCC = 3.0 V)
- CMOS low power consumption
- Latch-up performance exceeds =250 mA
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- ESD protection:
- HBM JESD22-A114F exceeds 2000 V
- MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C
View the Complete family of 74LVC1G Single Gate
Emballages disponibles
Qté d'emballage(s) :
3000 par Reel
Style d'emballage :
TSSOP-5
Méthode de montage :
Surface Mount
