Livraison gratuite aux États-Unis continentaux à partir de 50 $ US. Des conditions s'appliquent
Les commandes expédiées à l’extérieur des États-Unis seront en attente pendant que l’entreprise évalue les impacts tarifaires.Veuillez contacter votre vendeur pour obtenir de l’aide.
Référence fabricant
74LVC74AD,118
74LVC Series 3.6 V SMT Positive Edge Trigger Dual D-Type Flip Flop - SOIC-14
|
|
|||||||||||
|
|
|||||||||||
| Nom du fabricant: | Nexperia | ||||||||||
| Emballage standard: |
Product Variant Information section
Emballages disponiblesQté d'emballage(s) :2500 par Reel Style d'emballage :SOIC-14 Méthode de montage :Surface Mount |
||||||||||
| Code de date: | 2310 | ||||||||||
Nexperia 74LVC74AD,118 - Spécifications du produit
Informations de livraison:
Code HTS:
ECCN:
Informations PCN:
Statut du produit:
-
https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=fr&field2=74LVC74AD,118&field4=Nexperia&field18=https://p1na.futureelectronics.com/fr/es/p/semiconductors--logic--74-series--a-lvc/74lvc74ad-118-nexperia-5742796
-
https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=NA&field16=fr&field2=74LVC74AD,118&field4=Nexperia&field18=https://p1na.futureelectronics.com/fr/es/p/semiconductors--logic--74-series--a-lvc/74lvc74ad-118-nexperia-5742796
Nexperia 74LVC74AD,118 - Caractéristiques techniques
| Logic Circuit: | D-Type, Flip Flop IC |
| Family: | A/LVC/E/H/U |
| No of Functions / Channels: | 2 |
| Output Characteristics: | Differential |
| Supply Voltage-Nom: | 3.6V |
| Supply Current: | 100mA |
| Power Dissipation: | 500mW |
| Propagation Delay: | 12.4ns |
| Operating Temperature: | -40°C to +125°C |
| No of Inputs: | 8 |
| No of Outputs: | Quad |
| High Level Output Current: | -24mA |
| Low Level Output Current: | 24mA |
| No of Pins: | 14 |
| Moisture Sensitivity Level: | 1 |
| Style d'emballage : | SOIC-14 |
| Méthode de montage : | Surface Mount |
Fonctionnalités et applications
The 74LVC74AD is a dual edge triggered D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (SD) and (RD) inputs, and complementary Q and Q outputs.
The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation.
Features:
- 5 V tolerant inputs for interlacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- Direct interface with TTL levels
- Complies with JEDEC standard JESD8-B/JESD36
- ESD protection:
- HBM JESD22-A114D exceeds 2000 V
- CDM JESD22-C101C exceeds 1000 V
- Specified from -40 Cel to +85 Cel and -40 Cel to 125 Cel
View the 74LVC74 family of D-Type Flip-Flops
Emballages disponibles
Qté d'emballage(s) :
2500 par Reel
Style d'emballage :
SOIC-14
Méthode de montage :
Surface Mount
