AS7C1024B-12TCN in Tray by Alliance Memory | Asynchrone | Future Electronics
text.skipToContent text.skipToNavigation

warning.svgLes commandes expédiées à l’extérieur des États-Unis seront en attente pendant que l’entreprise évalue les impacts tarifaires.
Veuillez contacter votre vendeur pour obtenir de l’aide.

  1. home
  2. Semiconducteurs
  3. Mémoires
  4. RAM (Random Access Memory)
  5. Mémoires RAM statiques
  6. Asynchrone
  7. AS7C1024B-12TCN

Alliance Memory | AS7C1024B-12TCN

Référence fabricant

AS7C1024B-12TCN

AS7C1024B Series 1-Mbit (128 K x 8) 5 V 12 ns CMOS Static RAM - TSOP I-32

Modèle ECAD:
Nom du fabricant: Alliance Memory
Emballage standard:
Product Variant Information section
Code de date:
Product Specification Section
Alliance Memory AS7C1024B-12TCN - Caractéristiques techniques
Attributes Table
Memory Density: 1Mb
Memory Organization: 128 K x 8
Supply Voltage-Nom: 5V
Access Time-Max: 12ns
Temperature Grade: Commercial
Style d'emballage :  TSOP I-32
Méthode de montage : Surface Mount
Fonctionnalités et applications
The AS7C1024B is a high performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) device organized as 131,072 words x 8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired. Equal address access and cycle times (tAA, tRC, tWC) of 10/12/15/20 ns with output enable access times (tOE) of 5/6/7/8 ns are ideal for high performance applications. Active high and low chip enables (CE1, CE2) permit easy memory expansion with multiple-bank systems.

When CE1 is high or CE2 is low, the devices enter standby mode. If inputs are still toggling, the device will consume ISB power. If the bus is static, then full standby power is reached (ISB1). For example, the AS7C1024B is guaranteed not to exceed 55 mW under nominal full standby conditions. A write cycle is accomplished by asserting write enable (WE) and both chip enables (CE1, CE2).

Data on the input pins I/O0 through I/O7 is written on the rising edge of WE (write cycle 1) or the active-to-inactive edge of CE1 or CE2 (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE). A read cycle is accomplished by asserting output enable (OE) and both chip enables (CE1, CE2), with write enable (WE) high.

The chips drive I/ O pins with the data word referenced by the input address. When either chip enable is inactive, output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

A 1MB 5.0V Fast Asynchronous Alliance product that has a 128K x8 configuration, with commercial temperature range (0°C to 70°C), and a TSOP package. The part supports 12 nanoseconds speeds and is RoHS compliant.
Voir plus...
Pricing Section
Stock global :
0
États-Unis:
0
Sur commande :
0
Stock d'usine :Stock d'usine :
0
Délai d'usine :
8 Semaines
Commande minimale :
1560
Multiples de :
156
tariff icon
Des droits de douane peuvent s’appliquer en cas d’expédition vers les États-Unis. Une estimation des droits tarifaires sera dans ce cas calculée au moment du paiement.
Total 
4 882,80 $
USD
Quantité
Prix unitaire
156
$3.22
312
$3.20
468
$3.18
624
$3.17
780+
$3.13
Product Variant Information section