Free shipping over $100 USD. Conditions apply
Référence fabricant
74HC74PW,118
74HC Series 6 V Dual D-Type Flip-Flop / Set/Reset Positive-Edge Trigger TSSOP-14
| | |||||||||||
| | |||||||||||
| Nom du fabricant: | Nexperia | ||||||||||
| Emballage standard: | Product Variant Information section Emballages disponiblesQté d'emballage(s) :2500 par Reel Style d'emballage :TSSOP-14 Méthode de montage :Surface Mount | ||||||||||
| Code de date: | |||||||||||
Product Specification Section
Nexperia 74HC74PW,118 - Spécifications du produit
Informations de livraison:
L'article ne peut être envoyé à certains pays. Voir la liste
L'article ne peut pas être envoyé aux pays suivants:
ECCN:
EAR99
Informations PCN:
N/A
Fichier
Date
Statut du produit:
Actif
Actif
- https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=EU&field16=fr&field2=74HC74PW,118&field4=Nexperia&field18=https://p1emea.futureelectronics.com/fr/p/semiconductors--logic--74-series--a-hc-t/74hc74pw-118-nexperia-6217129
- https://futureelec.wufoo.com/forms/?formname=r8bzou01ws8brs&field12=EU&field16=fr&field2=74HC74PW,118&field4=Nexperia&field18=https://p1emea.futureelectronics.com/fr/p/semiconductors--logic--74-series--a-hc-t/74hc74pw-118-nexperia-6217129
Nexperia 74HC74PW,118 - Caractéristiques techniques
Attributes Table
| Logic Circuit: | D-Type, Flip Flop IC |
| Family: | A/HC/T/U |
| No of Functions / Channels: | 2 |
| Output Characteristics: | Differential |
| Supply Voltage-Nom: | 2V to 6V |
| No of Inputs: | 2 |
| Style d'emballage : | TSSOP-14 |
| Méthode de montage : | Surface Mount |
Fonctionnalités et applications
The 74HC74PW,112 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT74 are dual positive-edge triggered, D-type flip-flops with individual data (D) inputs, clock (CP) inputs, set (SD) and reset (RD) inputs; also complementary Q and Q outputs.
The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times
Features:
- Wide supply voltage range from 2.0 to 6.0 V
- Symmetrical output impedance
- High noise immunity
- Low power dissipation
- Balanced propagation delays
- ESD protection:
- HBM EIA/JESD22-A114-A exceeds 2000 V
- MM EIA/JESD22-A115-A exceeds 200 V
View the complete family of 74HC74 Flip-Flops
Pricing Section
Stock global :
0
d’Allemagne:
0
Délai d'usine :
N/A
Quantité
Prix unitaire
2 500
0,159 $
5 000
0,157 $
7 500
0,156 $
10 000
0,155 $
12 500+
0,152 $
Product Variant Information section
Emballages disponibles
Qté d'emballage(s) :
2500 par Reel
Style d'emballage :
TSSOP-14
Méthode de montage :
Surface Mount